U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

STATEMENT UNDER 37 CFR 3.73(I	<u>ગ</u>
Applicant/Patent Owner: _Hung T. Nguyen	NACOTO DE LA COLONIA DE LA COL
Application No./Patent No.: 7,107,433 Filed/Issue Date: 09/12/200	06
Entitled: Method for Grouping Non-Interruptible Instructions Prior to Handlin	g an Interrupt Request
VeriSilicon Holdings (Cayman Islands) Co. Ltd., a corporation (Type of Assignee) (Type of Assignee, e.g., corporation)	on, partnership, university, government agency, etc.)
states that it is: 1. ✓ the assignee of the entire right, title, and interest; or	
an assignee of less than the entire right, title and interest (The extent (by percentage) of its ownership interest is	
in the patent application/patent identified above by virtue of either:	
A A assignment from the inventor(s) of the patent application/patent identified a in the United States Patent and Trademark Office at Reel <u>018639</u> , Franchere of is attached.	
OR B. A chain of title from the inventor(s), of the patent application/patent identified a	above, to the current assignee as follows:
1. From: To: The document was recorded in the United States Patent and Trademan Reel Frame Frame To: To:	thereof is attached.
The document was recorded in the United States Patent and Trademan Reel, Frame, or for which a cop	rk Office at by thereof is attached.
3. From:To:	
The document was recorded in the United States Patent and Trademan Reel, or for which a co	rk Office at opy thereof is attached.
Additional documents in the chain of title are listed on a supplemental shee	et.
As required by 37 CFR 3.73(b)(1)(i), the documentary evidence of the chain of assignee was, or concurrently is being, submitted for recordation pursuant to 37 CFF	
[NOTE: A separate copy (i.e., a true copy of the original assignment document(s Division in accordance with 37 CFR Part 3, to record the assignment in the 302.08]	
The undersigned (whose title is supplied below) is authorized to act on behalf of the	assignee.
	January 16, 2007
Signature	Date
David H. Hitt	972-480-8800
Printed or Typed Name	Telephone Number
Attorney for Applicant	

This collection of information is required by 37 CER (3.73(b)). The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO exposers) an application. Confidentiality is governed by 53 U.S. C. 12 and 37 CER 11.1 and 11.4. This collection is estimated to tate 12 minutes to complete, including pathering preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the middless cases. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this bushed, solid to be sent to the Chief information Officer, U.S. Patert and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450, DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 4740, Alexandria, VA 22313-1450, VA 22303-1450.



UNITED STATES PATENT AND TRADEMARK OFFICE

UNDER SECRETARY OF COMMERCE FOR INTELLECTUAL PROPERTY AND DIRECTOR OF THE UNITED STATES PATENT AND TRADEMARK OFFICE

JANUARY 03, 2007

PTAS

PRASAD KALLURI 500 NORTH CENTRAL EXPRESSWAY SUITE 430 PLANO, TX 75074

> UNITED STATES PATENT AND TRADEMARK OFFICE NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT

THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT DIVISION OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE ASSIGNMENT SEARCH ROOM ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALL INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REFLECTS THE DATA PRESENT IN THE PATENT AND TRADEMARK ASSIGNMENT SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR HAVE QUESTIONS CONCERNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 571-272-3350. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, MAIL STOP: ASSIGNMENT SERVICES BRANCH, P.O. BOX 1450, ALEXANDRIA, VA 22313,

RECORDATION DATE: 11/09/2006

REEL/FRAME: 018639/0192 NUMBER OF PAGES: 8

BRIEF: SALE

ASSIGNOR:

LSI LOGIC CORPORATION

DOC DATE: 06/30/2006

ASSIGNEE.

VERISILICON HOLDINGS (CAYMAN ISLANDS) CO. LTD. 4699 OLD IRONSIDE DRIVE SUITE 270 SANTA CLARA, CALIFORNIA 95054

SERIAL NUMBER: 08528509

PATENT NUMBER: 5900025

FILING DATE: 09/12/1995 ISSUE DATE: 05/04/1999

TITLE: PROCESSOR HAVING A HIERARCHICAL CONTROL REGISTER FILE AND METHODS

FOR OPERATING THE SAME

SERIAL NUMBER: 08440993 FILING DATE: 05/15/1995 PATENT NUMBER: 5966529 ISSUE DATE: 10/12/1999

TITLE: PROCESSOR HAVING AUXILIARY OPERAND REGISTER FILE AND COMPLEMENTARY

ARRANGEMENTS FOR NON-DISRUPTIVELY PERFORMING ADJUNCT EXECUTION

SERIAL NUMBER: 08845817 FILING DATE: 04/29/1997 PATENT NUMBER: 5987603 ISSUE DATE: 11/16/1999

TITLE: APPARATUS AND METHOD FOR REVERSING BITS USING A SHIFTER

FILING DATE: 04/22/1997 SERIAL NUMBER: 08841415 PATENT NUMBER: 5987638

ISSUE DATE: 11/16/1999

TITLE: APPARATUS AND METHOD FOR COMPUTING THE RESULT OF A VITERBI EQUATION IN A SINGLE CYCLE

SERIAL NUMBER: 08401411 FILING DATE: 03/09/1995
PATENT NUMBER: 6081880 ISSUE DATE: 06/27/2000

TITLE: PROCESSOR HAVING A SCALABLE, UNI/MULTI-DIMENSIONAL, AND VIRTUALLY/

PHYSICALLY ADDRESSED OPERAND REGISTER FILE

SERIAL NUMBER: 09096409 FILING DATE: 06/11/1998 PATENT NUMBER: 6061876 ISSUE DATE: 05/16/2000

TITLE: TEXTILE RECYCLING MACHINE

SERIAL NUMBER: 09235417 FILING DATE: 01/20/1999

PATENT NUMBER: 6523055 ISSUE DATE: 02/18/2003

TITLE: CIRCUIT AND METHOD FOR MULTIPLYING AND ACCUMULATING THE SUM OF TWO PRODUCTS IN A SINGLE CYCLE

SERIAL NUMBER: 09467939 PATENT NUMBER: 6622154 FILING DATE: 12/21/1999 ISSUE DATE: 09/16/2003

TITLE: ALTERNATE BOOTH PARTIAL PRODUCT GENERATION FOR A HARDWARE MULTIPLIER

SERIAL NUMBER: 09847849 PATENT NUMBER: 6687773 FILING DATE: 04/30/2001 ISSUE DATE: 02/03/2004

TITLE: BRIDGE FOR COUPLING DIGITAL SIGNAL PROCESSOR TO ON-CHIP BUS AS MASTER

SERIAL NUMBER: 09993431 FILING DATE: 11/05/2001 ISSUE DATE: 03/30/2004 PATENT NUMBER: 6715038

TITLE: EFFICIENT MEMORY MANAGEMENT MECHANISM FOR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 09847850 PATENT NUMBER: 6789153 FILING DATE: 04/30/2001 ISSUE DATE: 09/07/2004

TITLE: BRIDGE FOR COUPLING DIGITAL SIGNAL PROCESSOR TO ON-CHIP BUS AS SLAVE

SERIAL NUMBER: 10028898 FILING DATE: 12/20/2001 PATENT NUMBER: 6813704 ISSUE DATE: 11/02/2004

TITLE: CHANGING INSTRUCTION ORDER BY REASSIGNING ONLY TAGS IN ORDER TAG

FIELD IN INSTRUCTION QUEUE

SERIAL NUMBER: 10007555 FILING DATE: 11/08/2001
PATENT NUMBER: 6871247 ISSUE DATE: 03/22/2005

TITLE: MECHANISM FOR SUPPORTING SELF-MODIFYING CODE IN A HARVARD ARCHITECTURE DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION

SERIAL NUMBER: 09924178 FILING DATE: 08/07/2001 PATENT NUMBER: 6889318 ISSUE DATE: 05/03/2005

TITLE: INSTRUCTION FUSION FOR DIGITAL SIGNAL PROCESSOR

SERIAL NUMBER: 10310234 FILING DATE: 12/05/2002 PATENT NUMBER: 6922760 ISSUE DATE: 07/26/2005

TITLE: DISTRIBUTED RESULT SYSTEM FOR HIGH-PERFORMANCE WIDE-ISSUE SUPERSCALAR PROCESSOR

SERIAL NUMBER: 10701775 FILING DATE: 11/05/2003
PATENT NUMBER: 6956788 ISSUE DATE: 10/18/2005

PATENT NUMBER: 6956788 ISSUE DATE: 10/18/2005 TITLE: ASYNCHRONOUS DATA STRUCTURE FOR STORING DATA GENERATED BY A DSP

SYSTEM

SERIAL NUMBER: 09975677 FILING DATE: 10/11/2001 PATENT NUMBER: 6959376 ISSUE DATE: 10/25/2005

TITLE: INTEGRATED CIRCUIT CONTAINING MULTIPLE DIGITAL SIGNAL PROCESSORS

SERIAL NUMBER: 09972404 FILING DATE: 10/05/2001
PATENT NUMBER: 6961844 ISSUE DATE: 11/01/2005

TITLE: SYSTEM AND METHOD FOR EXTRACTING INSTRUCTION BOUNDARIES IN A PETCHED CACHELINE, GIVEN AN ARBITRARY OFFSET WITHIN THE CACHELINE

SERIAL NUMBER: 09901455 FILING DATE: 07/09/2001

PATENT NUMBER: 6963961 ISSUE DATE: 11/08/2005
TITLE: INCREASING DSP EFFICIENCY BY INDEPENDENT ISSUANCE OF STORE ADDRESS

SERIAL NUMBER: 10277341 FILING DATE: 10/22/2002 PATENT NUMBER: 6968430 ISSUE DATE: 11/22/2005

TITLE: CIRCUIT AND METHOD FOR IMPROVING INSTRUCTION FETCH TIME FROM A

CACHE MEMORY DEVICE

AND DATA

SERIAL NUMBER: 10408387 FILING DATE: 04/07/2003
PATENT NUMBER: 6973630 ISSUE DATE: 12/06/2005
TITLE: SYSTEM AND METHOD FOR REFERENCE-MODELING A PROCESSOR

SERIAL NUMBER: 10047515 FILING DATE: 10/26/2001 PATENT NUMBER: 6976156 ISSUE DATE: 12/13/2005

PALEN NUMBER: 09/6156
TITLE: PIEPLINE STALL REDUCTION IN WIDE ISSUE PROCESSOR BY PROVIDING
MISPREDICT PC QUEUE AND STAGING REGISTERS TO TRACK BRANCH
INSTRUCTIONS IN PIPELINE

SERIAL NUMBER: 09993114 FILING DATE: 11/05/2001 PATENT NUMBER: ISSUE DATE:

TITLE: MECHANISM AND METHOD FOR IDENTIFYING AND TRACKING CONDITIONAL INSTRUCTIONS AND DIGITAL SIGNAL PROCESSOR INCORPORATING THE SAME

FILING DATE: 11/02/2001 SERIAL NUMBER: 10002817 ISSUE DATE: 03/14/2006 PATENT NUMBER: 7013382

TITLE: MECHANISM AND METHOD FOR REDUCING PIPELINE STALLS BETWEEN NESTED

CALLS AND DIGITAL SIGNAL PROCESSOR INCORPORATING THE SAME

FILING DATE: 11/13/2001 SERIAL NUMBER: 10007498

PATENT NUMBER: ISSUE DATE:

TITLE: PIPELINED MULTIPLY-ACCUMULATE UNIT AND OUT-OF-ORDER COMPLETION LOGIC FOR A SUPERSCALAR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10066147 FILING DATE: 10/26/2001 ISSUE DATE: 09/12/2006 PATENT NUMBER: 7107433

TITLE: MECHANISM FOR RESOURCE ALLOCATION IN A DIGITAL SIGNAL PROCESSOR BASED ON INSTRUCTION TYPE INFORMATION AND FUNCTIONAL PRIORITY AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10066150 FILING DATE: 10/26/2001 PATENT NUMBER: 7085916 ISSUE DATE: 08/01/2006

TITLE: EFFICIENT INSTRUCTION PREFETCH MECHANISM EMPLOYING SELECTIVE VALIDITY OF CACHED INSTRUCTIONS FOR DIGITAL SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

FILING DATE: 08/30/2002 SERIAL NUMBER: 10231948

PATENT NUMBER: ISSUE DATE:

INSTRUCTIONS IN A PROCESSOR

TITLE: SYSTEM AND METHOD FOR EXECUTING SOFTWARE PROGRAM INSTRUCTIONS USING A CONDITION SPECIFIED WITHIN A CONDITIONAL EXECUTION INSTRUCTION

SERIAL NUMBER: 10256410 FILING DATE: 09/27/2002 PATENT NUMBER: 7020765 ISSUE DATE: 03/28/2006

TITLE: MARKING QUEUE FOR SIMULTANEOUS EXECUTION OF INSTRUCTIONS IN CODE BLOCK SPECIFIED BY CONDITIONAL EXECUTION INSTRUCTION

SERIAL NUMBER: 10256864 FILING DATE: 09/27/2002

PATENT NUMBER: ISSUE DATE: TITLE: SYSTEM AND METHOD FOR COOPERATIVE EXECUTION OF MULTIPLE BRANCHING

FILING DATE: 09/30/2002 SERIAL NUMBER: 10262414

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EFFICIENT EXECUTION OF LOAD/STORE WITH UPDATE INSTRUCTIONS BY CONDITIONAL UPDATE OF A POINTER

SERIAL NUMBER: 10277339 FILING DATE: 10/22/2002 PATENT NUMBER: 7103757 ISSUE DATE: 09/05/2006

TITLE: SYSTEM, CIRCUIT, AND METHOD FOR ADJUSTING THE PREFETCH INSTRUCTION RATE OF A PREFETCH UNIT

SERIAL NUMBER: 10279344 FILING DATE: 10/24/2002

PATENT NUMBER: ISSUE DATE:

TITLE: IN-CIRCUIT EMULATION DEBUGGER AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 10299532 FILING DATE: 11/18/2002

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR HAVING A UNIFIED REGISTER FILE WITH MULTIPURPOSE REGISTERS FOR STORING BOTH ADDRESS AND DATA REGISTER VALUES,A

REGISTERS FOR STORING BOTH ADDRESS AND DATA REGISTER VALUES, A
PROCESSOR HAVING AN INSTRUCTION DECODER AND AN ASSOCIATED REGISTER
MAPPING METHOD

SERIAL NUMBER: 10303610 FILING DATE: 11/25/2002

PATENT NUMBER: ISSUE DATE:

TITLE: METHOD FOR GROUPING NON-INTERRUPTIBLE INSTRUCTIONS PRIOR TO HANDLING AN INTERRUPT REQUEST

INDUSTRO IN INTURROL I RESCOSO

SERIAL NUMBER: 10396265 FILING DATE: 03/25/2003

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR EVALUATING AND EFFICIENTLY EXECUTING CONDITIONAL INSTRUCTIONS

SERIAL NUMBER: 104/20581 FILING DATE: 04/22/2003
PATENT NUMBER: 7028197 ISSUE DATE: 04/11/2006
TITLE: SYSTEM AND METHOD FOR ELECTRICAL POMER MANAGEMENT IN A DATA

TITLE: SYSTEM AND METHOD FOR ELECTRICAL POWER MANAGEMENT IN A DATA
PROCESSING SYSTEM USING REGISTERS TO REFLECT CURRENT OPERATING
CONDITIONS

SERIAL NUMBER: 10437485 FILING DATE: 05/14/2003 PATENT NUMBER: 7079147 ISSUE DATE: 07/18/2006

TITLE: SYSTEM AND METHOD FOR COOPERATIVE OPERATION OF A PROCESSOR AND

COPROCESSOR

SERIAL NUMBER: 10603303 FILING DATE: 06/25/2003
PATENT NUMBER: 7051146 ISSUE DATE: 05/23/2006

PATENT NUMBER: 7051146 ISSUE DATE: 05/23/2006
TITLE: DATA PROCESSING SYSTEMS INCLUDING HIGH PERFORMANCE BUSES AND

INTERFACES, AND ASSOCIATED COMMUNICATION METHODS

SERIAL NUMBER: 10613128 FILING DATE: 07/03/2003
PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR AND METHOD FOR CONVOLUTIONAL DECODING

SERIAL NUMBER: 10844941 FILING DATE: 05/13/2004

PATENT NUMBER: ISSUE DATE:

TITLE: HARDWARE LOOPING MECHANISM AND METHOD FOR EFFICIENT EXECUTION OF DISCONTINUITY INSTRUCTIONS

SERIAL NUMBER: 11006102 FILING DATE: 12/07/2004

PATENT NUMBER: ISSUE DATE:

TITLE: FOUR ISSUE QUAD LOAD/ STORE MULTIPLY-ACCUMULATE UNIT FOR A DIGITAL

SIGNAL PROCESSOR AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 11081424 FILING DATE: 03/16/2005

PATENT NUMBER: ISSUE DATE:
TITLE: SINGLE-ISSUE DIGITAL SIGNAL PROCESSOR ARCHITECTURE HAVING BACKWARDS-

TITLE: SINGLE-ISSUE DIGITAL SIGNAL PROCESSOR ARCHITECTURE HAVING BACKWARDS-COMPATIBLE INSTRUCTION SET AND METHOD OF OPERATION THEREOF

SERIAL NUMBER: 11083575 FILING DATE: 03/18/2005

PATENT NUMBER: ISSUE DATE:

TITLE: DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM
ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC

MULTIPLY/ACCUMULATE UNIT THEREFOR

SERIAL NUMBER: 11083646 FILING DATE: 03/18/2005

PATENT NUMBER: ISSUE DATE:

TITLE: DIGITAL SIGNAL PROCESSOR HAVING INVERSE DISCRETE COSINE TRANSFORM

ENGINE FOR VIDEO DECODING AND PARTITIONED DISTRIBUTED ARITHMETIC MULTIPLY/ACCUMULATE UNIT THEREFOR

SERIAL NUMBER: 11128740 FILING DATE: 05/13/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR REDUCING THE ADDRESSABLE MEMORY REQUIRED TO

EXECUTE A COMPUTER PROGRAM

SERIAL NUMBER: 11222533 FILING DATE: 09/09/2005

PATENT NUMBER: ISSUE DATE:

TITLE: BRANCH PREDICTOR FOR A PROCESSOR AND METHOD OF PREDICTING A

CONDITIONAL BRANCH

SERIAL NUMBER: 11246595 FILING DATE: 10/07/2005

PATENT NUMBER: ISSUE DATE:

TITLE: PROCESSOR IMPLEMENTING CONDITIONAL EXECUTION AND INCLUDING A SERIAL

OUEUE

SERIAL NUMBER: 11273679 FILING DATE: 11/14/2005

PATENT NUMBER: ISSUE DATE:

TITLE: SYSTEM AND METHOD FOR SIMULTANEOUSLY EXECUTING MULTIPLE CONDITIONAL

EXECUTION INSTRUCTION GROUPS

MARY BENTON, EXAMINER
ASSIGNMENT SERVICES BRANCH
PUBLIC RECORDS DIVISION

	13-2006
Form PTO-1595 (Rev. 07/05) OMB No. 0051-0027 (exp. 6/30/2008)	S, DEPARTMENT OF COMMERCE 55 States Palent and Trademark Of
100	3335451
	lease record the attached documents or the new address/est below.
1. Name of conveying party(les)	2. Name and address of receiving party(les)
LSI Logic Corporation	Name: Verisition Holdings (Cayman Islands) Co. (4d.
1621 Barber Lane M/S D-108	Internal Address: Suite 270
Milpitas, CA 95035	
Additional name(s) of conveying party(les) attached? <a>Yes	
3. Nature of conveyance/Execution Date(s):	Street Address: 4597 Old Ironalda Drive,
Execution Date(s) June 30, 2008	
Assignment Merger	City: Santa Ctera
Security Agreement	Oity. Garia Gara
Joint Research Agreement	State: Gelifornia
Government Interest Assignment	Country: USA Zip: 95054
Executive Order 9424, Confirmatory License	
	Additional name(s) & address(es) attached? Yes V No s document is being filed together with a new application.
. Additional numbers	attached? Ves No
Additional numbers 5. Name and address to whom correspondence concerning document should be mailed:	stachad?
5. Name and address to whom correspondence	5, Total number of applications and patents involved:
5. Name and address to whom correspondence concerning document should be malled:	5, Total number of applications and patents
5. Name and address to whom correspondence concerning document should be malled: Name:Pressd Kallui	5, Total number of applications and patents involved: 7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2.080.00
5, Name and address to whom correspondence concerning document should be malled: Name: <u>Presed Kalud</u> Internal Address; <u>8ulle 450</u>	5, Total number of applications and petents involved: 7, Total fies (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by credit card: Zinchorized to be charged to deposit account Encount
5. Name and address to whom correspondence concerning document should be malled: Name:Pressd Kallui	6, Total number of applications and patente involved: 7. Total fac (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by credit card Authorized to be charged to deposit account
5, Name and address to whom correspondence concerning document should be malled: Name:peased Sabata Internal Address: <u>848e-450</u> Street Address: <u>550 North Capital Expressed</u>	Total number of applications and patents involved: Total fee (S7 CFR 1.2f(h) & 3.41) \$ 2.980.00 Authorized to be charged by credit card Authorized to be charged to deposit account
5, Name and address to whom correspondence concerning document should be mailed: Name:Press (1886) Internal Address: (1886) Street Address: (1886) City: Plano	5, Total number of applications and patents involved: 7, Total fee (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by credit card 7 Authorizes to be charged to deposit account Enclosed None required (government interest not affecting title) 8. Payment Information 9. Credit Card Lost 4 Numbers
5, Name and address to whom correspondence concerning document should be mailed: Name:Press (2886) Internal Address: 8ulle 450 Street Address: 500 North Central Successes City: Plane State: Yesses Zip/25074	5, Total number of applications and patents involved: 7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2.880.00 Authorized to be charged by credit card Authorized to be charged to deposit account Enclosed None required (government interest not affecting title) 5. Payment information a. Credit Card Last 4 Numbers Expiration Date
5, Name and address to whom correspondence concerning document should be malled: Name:press (Asset) Internal Address: 8ulle 450 Street Address: 800 North Cantral Expresses y City: Plane State: Texas. Zip:75074 Phone Number: \$72-244-5130	5, Total number of applications and patents involved: 7, Total fee (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by credit card 7 Authorizes to be charged to deposit account Enclosed None required (government interest not affecting title) 8. Payment Information 9. Credit Card Lost 4 Numbers
5, Name and address to whom correspondence concerning document should be malled: Name:press (Rabid) Internal Address: <u>5018-459</u> Street Address: <u>502 North Central Expressed</u> City: <u>Plane</u> State: Texes Phone Number; <u>872-244-5190</u> Fax Number; <u>872-244-5190</u>	5, Total number of applications and patents involved: 7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2.880.00 Authorized to be charged by credit card Authorized to be charged to deposit account Enclosed None required (government interest not affecting title) 5. Payment information a. Credit Card Last 4 Numbers Expiration Date
5, Name and address to whom correspondence concerning document should be malled: Name:press (Asset) Internal Address: 8ulle 450 Street Address: 800 North Cantral Expresses y City: Plane State: Texas. Zip:75074 Phone Number: \$72-244-5130	5, Total number of applications and patents involved: 7. Total fee (37 CFR 1.21(h) & 3.41) \$ 2.880.00 Authorized to be charged by credit card Authorized to be charged to deposit account Enclosed None required (government interest not affecting title) 5. Payment information a. Credit Card Leat 4 Numbers Expiration Date b. Deposit Account Number
5, Name and address to whom correspondence concerning document should be malled: Name; prass (5888) Internal Address; 500 No;h Caniral Expanses by City: Elano City: Elano Phone Number; 372,244-5130 Pax Number; 372,244-5130	Total number of applications and patents involved: Total fee (37 CFR 1.21(h) & 3.41)
5, Name and address to whom correspondence concerning document should be mailed: Name:press (2888) Internal Address: <u>5018-550</u> Street Address: <u>500 North Cantral Expanses by City. Plano</u> State: Town ZIP-75974 Phone Number: <u>572-244-5101</u> Fax Number: <u>572-244-5101</u> Email Address: <u>passat/sabstotheristilicen.con</u>	5, Total number of applications and petents involved: 7, Total fee (37 CFR 1.21(h) & 3.41) \$ 2.080.00 Authorized to be charged by credit card Authorized to be charged to deposit account Enclosed None required (government interest not affecting title) 8. Payment Information 9. Credit Card Last 4 Numbers Expfraidon Date b. Deposit Account Number 08-2395 Authorized User Name David H. Hift

PAGE 2/9 * RCVD AT 11/9/2006 10:55:32 AM [Eastern Standard Time] * SVR:USPTO-EFX8F-6/45 * D/IIS:2733250 * CSID:972 480 8865 * DURATION (mm-ss):01-32

Patents and Patent Applications

Lss	ued Patents				
No	serial No.	lasue No.	Patent Title A processor having a hierarchical	Filing Date	Issue Date
	1 08/528,509	5,900,025	control register life and methods for operating the same Auxiliary operand register file and complementary arrangements for non-disruptively performing adjunct execution by a processor having a virtually addresses the primary	9/12/1995	5 5/4/1999
2	2 08/440,993	5,966,529	operand register file An apparatus and method for	5/15/1995	10/12/1999
	08/846,817	5,987,908	reversing bits using a chilter An Apparatus and method for computing the results of a viterbi	4/29/1997	11/16/1999
۰. 4	08/841,415	5,987,638	equation in a single cycle Processor having a scalable uni/muhidimensional and-br-virtualiy/physically addresses	4/22/1997	11/18/1999
5		6,081,880	operand register file	9/9/1995	6/27/2000
е	09/086,403	6,280,112	Register Memory Linking	8/5/1998	7/10/2001
7	09/285,417	6,523,055	Circuit and method for mulifiplying and accumulating the sum of two products in a single cycle Alternate Bootin Partial Product	1/20/1998	2/18/2003
8	09/467,939	6,622,154	Generation for a Hardware Multiplier	12/21/1999	9/16/2003
9	09/847,849	6,687,773	Bridge For Coupling Digital signal Processor To On-Chip Bus As Master Efficient Memory Management Mechanism for Digital Signal Processor and Method of Operation	4/30/2001	2/3/2004
10	09/993,491	6,716,038	Theteof	11/5/2001	3/30/2004
11	09/847,860	6,789,153	Using AMBA Por Signat Processor Core: Integration Changing Instruction Order By Reassigning Only Tags in Order Tag	4/30/2001	9/7/2004
12	10/028,898	6,813,704	Field in Instruction Queue A Method For Memory Sharing And	12/20/2001	11/2/2004
13	10/007,555	6,871,247	Self-Modifying Code Handling in A Harvard Architecture DSP Instruction Fueton For Digital Signal	11/B/2001	3/22/2005
14	09/924,17B	5,889,318	Processor Distributed Result System for High-	8/7/2001	6/8/2005
15	10/510,294	6,922,760	Performance Wide-Issue Superscalar Processor Asynchronous Date Structure for Storing Date Generated by a DSP	12/5/2002	7/26/2005
16	10/701,775	6,956,788	System	11/6/2008	10/18/2005
17	09/975,677	6,959,976	integrated Circuit Containing Multiple Digital Signal Processors	10/11/2001	10/25/2005

Ne	o. Serial No.	lasue No.	Patent Title System and Method for Extracting Instruction Boundaries in a Fetched Capte line, Given an Arbitrary Offset	Fling Date	lasue Date
1	8 09/972,404	6,261,844	within the Cache line Increasing DSP Efficiency by Independent Issuance of Store	10/5/2001	11/1/2005
11	9 09/901,455	6,983,981	Address and Data Circuit and Method for Improving Instruction Fetch Time from a Caphe	7/9/2001	11/8/2005
20	10/277,341	6,968,430	Mamory Device	10/22/2002	11/22/2005
21	10/408,387	6,978,630	System and Method for Reference- Modeling a Processor Pipelina Stall Reduction in Wide Issue Processor by Providing Mispredict PO Queue and Staging Registers to Track Branch	4/7/2003	12/6/2005
22	10/047,515	6,978,158	Instructions in Pipeline	10/25/2001	12/18/2005
Pate	nt Applicatio	ns .			
No.	Sarial No.	lesua No.	Patent Title Mechanism and Method For Conditionally Executing Instructions	Filing Date	Issue Date
	09/993,114 ::		and Digital Signal Processor incorporating The Same Mechanism And Method For Reducing Pipeline Stalia Between Nested-Calle and Digital Signal	11/8/2001	
2	,	7,019,882	Processor Incorporating The Same Pipalined Multiply Accumulate Unit and Out-Of-Origin Completion Logic- For A Superscalar Digital Signal Processor And Method Of Operation	11/2/2001	8/14/2006
3	10/007,498		Thereof	11/13/2001	
4	10/066,147		Machaniam for Resource Allocation in a Digital Signal Processor and Method of Operation Thereof A Method For Instruction Prefetch in A Four-Way Superscalar Harvard	10/26/2001	
5	10/066,150		Architecture DSP With A Smalt Direct-Mapped Instruction Caphe System and Method for Conditionally Bosouting Software Program	10/26/2001	
в	10/231,948		Instructions System and Method for Simultaneously Executing Multiple Conditional Execution Instruction	8/30/2002	
7	10/256,410	7,020,765	Groups	9/27/2002	3/26/2006
8	10/256,864		System And Method For Conditionally Executing An Instruction Dependent On A Previously Existing Condition System and Method For Selectively Updating Pointers Used in Conditionally Executed Load/Store	9/27/2002	
9	10/262,414		With Update Instructions	9/30/2002	

g/18/2005

23 11/053.646

PAGE 5/9 * RCVD AT 11/9/2006 10:55;32 AM [Eastern Standard Time] * SVR:USPTO-EFXRF-6/45 * DNIS:2733250 * CSID:972 480 8865 * DURATION (mm

No.	Serial No.	Jesus No.	Patent Title	Fling Date	lesue Date
24	11/128,740		System and Method for Reducing the Addressable Memory Required to Execute a Computer Program	5/13/2005	
-	17/120,740		Branch Predictor For A Processor And Method Of Predicting A		
25	11/222,533		Conditional Branch Processor Implementing Conditional Execution and including a Serial	9/9/2005	
26	11/246,595		Queue System and Method for Simultaneously Executing Multiple Conditional Execution Instruction	10/7/2005	
27	11/278,679		Groups	11/14/2005	
28	LSI Docket # 05-1230		Floating point data format for fast execution on fixed point processors		
29	LSI Docket # 05-1990		A Processor Independent Cache Management Mechanism Floating Point Hardware Accelerator- Copposition for Fixed-Point		
30	LSI Docket # 05-2212		Processors based on the ZSP Fast Floating Point Format (ZSPFF)		

ASSIGNMENT OF PATENT

For good and valuable consideration, the receipt of which is barby acknowledged, each of LSI LOGIC CRPORATION, a Debaware negrotation (CSI Logic), when glinds as all of LSI LOGIC CHE ACCOUNTS, as exampted company with finited libility under the laws of Cayman latends and a wholly-owned obtaining of LSI LOGIC CRPS (ACCOUNTS), as exampted company with finited libility under the laws of Cayman latends and a wholly-owned obtaining of LSI LOGIC Corporation (negroter with LSI Logic, lib. A "Assignors"), the multips address of which is PO Box (18467); Harbour Piano, 4th Rion, 105 South Chenk Sinest, Grand Cayman, Cayman Islands, does heeply relight assign and rangels and steps to soil, assign and trenative two PARTISLICON HOLDINGS (CAYMAN) ISLANDS) CO., LTD., as exempted company with limited libility under the laws of the Cayman Islands ("Andgreas"), heaving offices at 469 Old Incoincide 19th, Seliz 270, Senia Clare, A. S 9050, or its designor, and of much Astgreas', and the contraction of the Cayman Islands ("Andgreas"), heaving offices at 469 Old Incoincide 19th, Seliz 270, Senia Clare, A. S 9050, or its designor, and of much Astgreas', between the contraction of the Cayman Islands ("Andgreas"), heaving offices at 469 Old Incoincide 19th, Seliz 270, Senia Clare, A. S 9050, or its designor, and of much Astgreas', between the contractions of the contraction of the c

U.S. Fatept or Filing Date
Application No. Inventor Description

and in all counterparts of the foregoing patents filed or issued in foreign countries, as to which such Assignor agrees to furtilish and to execute on a country-by-country basis specific Assignments as requested by Assignee or any such designoe.

Each of the Assignors covenants that it is the sole owner and assignase and holder of record title to the abovetion titled United States Laters (Parint (and foreign counterparts thereby), as upplicable, by vicine of assignments as to the U.S. flind parints and applications provintually executed as specorded in the United States Paront and Trademark Office and that it has full power to make the present assignment.

Each of the Assignors further sells, assigns, transfers and conveys on to Assignee the entire right, title and hierart in each to any and all causes of artion and rights or recovery for past infiningement of the applicable Letters Patent horder assigner.

Each of the Assignors also iccoby authorizes, as applicable, the Commissioner of Petents to Issue any and all Letters Patent which may be grated upon any of the patent applications herein referenced to Assignoe, as the assignoe to the entire intensis thereis.

Y OF Y CASIC CARRAD ASSOCIA

	Ву:
	Tide:
	LSI LOGIC HK HOLDINGS
	Ву:
	Title:
ATTEST:	
Ву:	
Title:	

PAGE 7/8 * RCVD AT 11/9/2006 10:55:22 AM [Eastern Standard Time] * SVR:USPTO-EFXRF-8/45 * DNS::2733259 * CSID::972 480 8865 * DURATION (num-ss):01-32

LSI LOGIC CORPORATION

By Sugar Look

THIS EXPLOSED

, USE LOGIC HIX HOLDINGS

BK SAYON LOOK

Tide President and Director

ATTEST.
By Berkey G. apella

Assignment of Patent

CERTIFICATION

STATE OF Calfornia,

On time 10 day of 1000, before me, the undersigned, a Neury richia for the State on Administration, software in the time of th

Buky a. abella

My Commission expires County 15 200



Assignment of Patent